<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/">
  <channel>
    <title>I2s on Daniel Hacks It | FPGA, RISC-V &amp; Hardware Engineering</title>
    <link>https://danielhacks.it/tags/i2s/</link>
    <description>Recent content in I2s on Daniel Hacks It | FPGA, RISC-V &amp; Hardware Engineering</description>
    <image>
      <title>Daniel Hacks It | FPGA, RISC-V &amp; Hardware Engineering</title>
      <url>https://danielhacks.it/images/morning_wood.jpeg</url>
      <link>https://danielhacks.it/images/morning_wood.jpeg</link>
    </image>
    <generator>Hugo -- 0.147.5</generator>
    <language>en</language>
    <lastBuildDate>Sun, 15 Jun 2025 15:00:43 +0200</lastBuildDate>
    <atom:link href="https://danielhacks.it/tags/i2s/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Sine Synthesis with FPGA</title>
      <link>https://danielhacks.it/blog/20250608_sine_synthesis_on_fpga/</link>
      <pubDate>Sun, 15 Jun 2025 15:00:43 +0200</pubDate>
      <guid>https://danielhacks.it/blog/20250608_sine_synthesis_on_fpga/</guid>
      <description>Generating clean audio sine waveforms on FPGA using a compact LUT with quarter-wave symmetry and linear interpolation to boost effective SNDR.</description>
    </item>
    <item>
      <title>Digital audio with I2S</title>
      <link>https://danielhacks.it/blog/20250608_digital_audio_with_i2s/</link>
      <pubDate>Sun, 08 Jun 2025 14:12:26 +0200</pubDate>
      <guid>https://danielhacks.it/blog/20250608_digital_audio_with_i2s/</guid>
      <description>Implementing the I2S protocol in SystemVerilog to drive a UDA1334A DAC module on FPGA, generating 24-bit stereo digital audio at 48kHz.</description>
    </item>
  </channel>
</rss>
